A Non-Coherent DPSK Data Receiver with Interference Cancellation for Dual-Band Transcutaneous Telemetries

Mingcui Zhou¹, Mehmet R. Yuce², and Wentai Liu¹

1. Department of Electrical Engineering, Univ. of California, Santa Cruz, CA 95064, USA
2. School of Electrical Engineering and Computer Science, the University of Newcastle, Callaghan, NSW 2308, Australia

Abstract

A dual-band telemetry, which has different carrier frequencies for power and data signals, is used to maximize both power transfer efficiency and data rate for transcutaneous implants. However, in such a system, the power signal interferes with the data transmission due to the multiple magnetic couplings paths within the inductive coils. Since the power level of the transmitted power signal is significantly larger than that of the data signal, it usually requires a high-order filter to suppress the interference. This paper presents a non-coherent DPSK receiver without a high-order filter that is robust to the interference caused by the power carrier signal. The proposed scheme uses differential demodulation in the analog domain to cancel the interference signal for a dual-band configuration. The data demodulation also uses subsampling to avoid carrier synchronization circuits such as PLLs. The experimental results show that the demodulator can recover 1 and 2 Mbps data rates at a 20 MHz carrier frequency, and it is able to cancel an interference signal that is 12 dB larger than the data signal without using complex filters. The demodulator is fabricated in a 0.35 µm CMOS process, with a power consumption of 6.2 mW and an active die area of 2.6×1.7 mm².

Index Terms
Inductive coupling, data telemetry, dual-band, Differential Phase Shift Keying (DPSK), non-coherent, subsampling, band-pass sampling, interference cancellation, transcutaneous, neural implants.

**I. Introduction**

Transcutaneous neural implants usually require wireless power for implant operation and wireless data transfer for communication. Most existing bio-medical telemetries transfer both power and data using a single-band approach, in which the wireless data is modulated on the power carrier and sent through inductive coupling [1-4]. Furthermore, the power transmitter uses a non-linear power amplifier to increase the power transfer efficiency [2, 3], reducing heat in the external devices and maintaining a reasonable battery lifetime.

For applications such as retinal prostheses, or brain machine interface, it usually requires a high speed data link from the external devices to the implants to improve their functions, i.e. to increase the number of stimulation electrodes. In a single-band approach, there are two options to increase the data rate. The first option is to reduce the quality factor ($Q$) of the power amplifier, but this reduces the power transfer efficiency. The second option is to increase the carrier frequency, which will increase the skin absorption of electromagnetic energy. So, neither of these options is desirable for high-performance future implants that require high power efficiency and a high data rate.

A dual-band approach, which separates the frequencies for power and data transfer, is not subject to the trade-off between the data rate and power transfer efficiency [5-7]. Thus, our proposed system targets a dual-band approach, optimizing the power and data telemetries separately. Fig.1
shows a diagram of our dual-band system, where the power carrier is at 1 MHz and the data carrier is at 20 MHz. The data transmitter uses a Class-E power amplifier to increase the transmitter efficiency. The carrier frequency is chosen to be high enough to have more than one decade spectral spacing from the 1 MHz power interference. In addition to reducing skin absorption, the carrier frequency is also kept low enough to be able to achieve high power efficiency of the Class-E amplifier, so that it is not too sensitive to the parasitics of the PCB board and the discrete components. The two coils for power transfer and the two coils for data transfer are placed coaxially to increase magnetic coupling and reduce constraints of surgical operation. This configuration, however, causes the power signal to interfere with data transmission because of the undesired magnetic couplings between the power coils and data coils. Although a high carrier frequency could be used for the data link to alleviate the effect of the power carrier interference, it is, however, avoided in the targeted applications to lower the power consumption of the implant. High frequency carrier signal requires a down-conversion section (e.g. mixers, analog filters) at the receiver that consumes more power. In addition, a high frequency carrier causes higher penetration loss as mentioned above [8]. Another method is to use several orders of filtering before the demodulation circuit, but this may also require a reasonable spectral separation between the power and data frequencies [9]. Our proposed data telemetry uses a differential demodulation to cancel the interference that requires no high-order filters.

Differential Phase Shift Keying (DPSK) is chosen as the data modulation scheme because it is a convenient scheme to cancel the interference and it theoretically requires less signal-to-noise ratio (SNR) to achieve the same bit-error rate (BER) performance compared to FSK or ASK modulated signals. Conventional PSK receivers usually use PLL for data demodulation,
however, there are several reasons to avoid PLL in this application. First, the data telemetry signal is strongly interfered by the power telemetry, resulting in a data signal much weaker than the power interference. For PLL to lock the PSK signal, the interference must be suppressed by a high order filter before the demodulation. Note that the same reason also applies for some methods that uses DLL in the demodulation [11]. Second, the 1 MHz signal from the power telemetry can couple to the data telemetry through parasitics, power supply, and substrates. This frequency is near or below the corner frequency of the loop filter, corrupting the VCO output. Third, the method for coherent detection using PLLs usually require additional complexity that will increase the power consumption. The most commonly used COSTAS loop, for example, requires several analog multipliers for phase detection and the multiplier in the VCO branch.

To overcome the above problems, DPSK demodulation uses non-coherent detection to avoid PLLs. Furthermore, the proposed scheme can demodulate with the presence of power interference and without any additional circuit (see section II interference cancellation).

The non-coherent detection uses bandpass sampling, also called subsampling for data demodulation [10]. One method to implement subsampling is to digitize the carrier signal before sampling (digital implementation) [11]. This implementation, however, is sensitive to jitter when the sampling occurs at the transition edge of the digitized carrier signal. Another approach is to sample the analog signal and process it in the digital domain [12], avoiding abrupt amplitude changes in the sampled signal. When sampling at the zero-crossing point of the signal carrier, the sampling jitter will therefore cause much less error compared to its digital counterpart. The later approach, however, requires an analog-to-digital converter (ADC) which consumes too much power for implantable devices with a high data rate. The proposed scheme solves the problem by sampling the analog signal and processing it in the analog domain itself, which
requires no ADC for data demodulation. The following section will explain the data modulation and demodulation schemes. Section III will describe the circuit implementation and Section IV will show the experimental results of the demodulator and a prototype system.

II. Data Modulation and Demodulation

Data Modulation

Differential PSK (DPSK) modulation encodes the binary data as the phase differences of the carrier signal. In the proposed DPSK modulation, a ‘1’ is coded as a phase shift of 180° and a ‘0’ is coded as no phase shift. The proposed scheme has different coding for different data rates, for the purpose of interference cancellation. When the data rate is 1 Mbps, “1” or “0” are coded by the phase differences between two successive symbols. When the data rate is 2 Mbps, the data is coded by the phase difference of symbols separated by two symbol periods (1µs). This coding method ensures that any two corresponding symbols are separated by one period of the interference from the power telemetry (1µs), so the corresponding symbols encounter the same phase interference. A detailed mechanism of interference cancellation will be explained later in sub-section “interference cancellation”.

Demodulation Using Subsampling

The proposed DPSK receiver uses subsampling, in which the sampling frequency is lower than the carrier frequency. It is also called bandpass sampling as it samples the bandpass signal without down-mixing. In the proposed scheme, the relationship between the sampling frequency \( f_s \), the carrier frequency \( f_c \), and the data rate \( f_d \) satisfies (1) and (2). The first equation avoids the loss of phase information, i.e. not always sampling at the zero crossing points of the carrier
signal. The second equation is necessary when the phase information is translated to amplitude of the sample in our design — when there is a phase shift of $180^\circ$, the samples of corresponding symbols are different; when there is no phase shift, the corresponding samples are the same. To satisfy the above two criteria, the variable $a$ in (1) can be any non-negative integer, and the variable $b$ in (2) can be any positive integer. When $a=0$, the sampling frequency is two times the Nyquist rate, and it falls in the category of over-sampling. When $a > 0$, it is subsampling.

$$f_s = 4 f_c / (2a+1) \quad (a=0,1,2\ldots)$$  \hspace{1cm} (1)

$$f_s = 4 b \cdot f_d \quad (b=1,2,3\ldots)$$  \hspace{1cm} (2)

In the proposed system, $a=2$, resulting in a sampling frequency of 16 MHz for a carrier frequency of 20 MHz, and the sampling frequency is provided by a crystal oscillator. The value of $1/(2a+1)$ is inverse proportional to the amount of out-of-band noise being aliased into the signal band. A smaller value of $a$ corresponds to a higher sampling rate, which also has more samples of each symbol and helps to optimize the SNR using the proposed demodulation scheme (see subsection SNR and Appendix for details). The sampling frequency is therefore chosen as a compromise between power, area and SNR — a higher the sampling frequency will have better SNR; however, it requires more power consumption and a larger switched-capacitor array for storing sample values.

One of the targeted application for this data telemetry is retinal prostheses, whose data rate is determined by the number of electrodes, stimulation pattern, and refresh rate [7]. Assume the retinal prosthesis has 14 bits for each biphasic stimulation pattern, 1000 electrodes, and a refresh rate of 60 Hz, the required data rate is about 0.84 Mbps. So the targeted data rate is about 1 to 2 Mbps for accommodating communication overhead and providing expansion flexibility.
According to (2), given the sampling frequency of 16 MHz, \( b = 4 \) for a data rate of 1 Mbps, and \( b = 2 \) for 2 Mbps. Note that the exact data rate is chosen to be a multiple of the power transfer frequency (1 Mbps or 2 Mbps) for ease of canceling the interference (see subsection “interference cancellation” for details) [13].

When the relationship in (1) and (2) are satisfied, the data demodulation can be performed as follows. In the data receiver, a passive 1\(^{st}\)-order high-pass filter (HPF) limits the power interference level, and a band-limited amplifier buffers the signal for the sampling circuits (see Fig.2). The HPF and the band-limited amplifier, in conjunction, provide band-pass filtering for the sampling circuits. To detect a phase change, an earlier symbol is sampled and held (S/H) for one or two symbol periods before being compared to the current symbol (i.e. differential decoding). When the data rate at 1 Mbps and the sampling frequency is 16 MHz, each symbol has 16 samples. The comparison is performed by taking the sample difference of corresponding symbols. An accumulator then sums the absolute sample differences and a bit slicer compares this accumulated value to a reference and outputs the binary data. When the accumulator output is higher than the reference voltage, it indicates a phase shift (a “1”); when the accumulator output is zero, it indicates no phase shift (a “0”). Once the bit slicer decides the data, the accumulator is reset and ready for integrating again.

**Data Clock Synchronization**

According to the demodulation method, the accumulator is reset at the symbol edge for proper operation. This reset signal is provided by the data clock whose phase is approximately aligned with the symbol edge. The data clock is divided from the 16 MHz sampling clock. When the data rate is 1 Mbps, the data clock has 16 possible phases after frequency division. To align the
data clock phase with the symbol edge, the clock phase closest to the symbol edge is searched during a preamble sequence “1, 0, 1, 0...”. The symbol edge is recaptured at the beginning of every data packet to compensate for the phase drift due to the crystal frequency deviation.

The method for locating the symbol edge is to reset the accumulator using different clock phases, and choose one by observing the accumulator outputs. Fig. 3 shows accumulator outputs when the integrator is reset at different phases for data pattern “1 0 1 0 ...”. In Fig. 3a, \( V_x \) and \( V_y \) are the two consecutive accumulator outputs and the vertical gray lines indicate the symbol edges. When the accumulator is reset at the symbol edge, \( V_x \) is at its minimum and \( V_y \) is at its maximum. If the accumulator is reset before the mid-symbol, \( V_x < V_y \). When it is reset after the mid-symbol, \( V_x > V_y \). So when the reset clock phase shifts from before the mid-symbol to after the mid-symbol, the sign of \( (V_x - V_y) \) changes. Note that \( V_x \) and \( V_y \) are exchangeable and there will always be a sign change of \( (V_x - V_y) \) when the reset phase passes the mid-symbol. So if the reset clock phase is shifted sequentially, the mid-symbol can be located by detecting this sign change. Once the mid-symbol is detected, a delay of a half symbol period is added to the mid-symbol to get the symbol edge.

At the beginning for searching for the optimum clock phase, the accumulator reset is first chosen arbitrarily from 16 possible phases. The accumulator outputs are recorded for two consecutive symbol periods to get the value of \( V_x \) and \( V_y \), and the sign of \( (V_x - V_y) \) is evaluated and stored. The reset clock phase is then shifted, and new values of \( V_x \) and \( V_y \) will be obtained in the next two symbol periods. If the signs of \( (V_x - V_y) \) are the same, the previous steps repeat until a sign difference is found. Fig. 3b shows the accumulator outputs and reset phase shifts during the preamble sequence. Note that each possible phase requires 2 symbol periods to obtain the sign of \( (V_x - V_y) \) and 1/16\(^{th}\) symbol period delay to shift to the next clock phase. It also
requires half a symbol period delay to locate the symbol edge after the mid-symbol is found. So for the worst case, 34 symbol periods are required, in which all 16 possible phases are searched before finding the clock phase closest to the symbol edge.

When the data rate is 2 Mbps, the data clock is derived from a 16 MHz sampling clock with 8 possible phases. In the worst case, the symbol edge is captured in 17 symbol periods, when all 8 possible phases are searched before finding the one closest to the symbol edge.

**Interference Cancellation**

The power telemetry operates at a different, but lower frequency than the data telemetry. As the data coils are placed coaxially with the power coils, the power signal (@ 1MHz) interferes with the data signal (@ 20MHz). According to the proposed DPSK coding, any two compared samples are separated by a duration of 1µs, which corresponds to one period of the interference from the power telemetry. So any two compared samples encounter the same phase power interference — $A_{pwr}\cos(\omega_{1M}t+\theta_1)$ and $A_{pwr}\cos(\omega_{1M}t+\theta_1+2\pi)$. When taking samples’ differences, the interference is canceled without additional filters. Furthermore, other periodic noise, such as high order harmonics generated by the power transmitter, is canceled by the same mechanism. Note that the ripple of the recovered power supply is also a periodic signal at 1 MHz, so it will affect the circuit in a periodic manner. If the effect of Vdd ripple is not rejected completely by the differential circuits, the residue error is then canceled by differential demodulation for the same reason as interference cancellation. However, this interference-cancellation scheme only applies for certain cases, e.g. when the data rate is a multiple of the power carrier frequency.

**SNR**
Subsampling will degrade the SNR by aliasing the out-of-band noise into the signal band, but this degradation is much less severe in the proposed scheme because the under sampling ratio \( f_c/f_s \) is small (≈1). Furthermore, the accumulation of the sample differences in the analog domain helps to optimize the SNR. The SNR after the integration is \( m/2 \) times the SNR of each sample, and \( m \) is the number of samples in one symbol period (see Appendix). Note that this SNR optimization also applies to noise induced by random sampling jitter or any other noise with a random nature. In the proposed system, when the data rate is 2 Mbps and \( m=8 \), the SNR after integration is 6 dB higher than the SNR of each sample.

**Sampling Jitter**

Jitters from non-ideal sampling clocks cause sampling error. The ratio between the sampling error over the signal level is shown in (3). The sampling error and signal amplitude are \( \Delta S \) and \( A_{\text{sig}} \) respectively. \( \omega_{20M} \) is the 20 MHz carrier frequency in radius, and \( \Delta \tau \) is the sampling jitter. When the sampling jitter is 1 ns, it approximately translates to an equivalent SNR of 20 dB according to (3).

\[
\frac{\Delta S}{A_{\text{sig}}} = \frac{|d(\sin \omega_{20M} t)\Delta \tau|}{dt} = \omega_{20M} |\cos(\omega_{20M} t)| \Delta \tau
\]  

(3)

**Frequency Mismatch**

The frequency mismatch between the internal oscillator in the implant and the external oscillator from the transmitter site causes sampling phase drift. With the two adjacent symbols being compared, this phase drift causes a small sampling error as shown in (4). \( \Delta E \) is the sampling error, \( A \) is the signal amplitude, \( T_d \) is the time difference between the two compared samples, \( \omega \)
is the carrier frequency, $\phi$ is the phase of the carrier at the sampling point, and $\Delta \omega$ is the frequency difference between the transmitter and receiver crystal oscillator.

$$
\Delta E = \left| A \cos[(\omega + \Delta \omega)T_d + \phi] - A \cos[\omega \cdot T_d + \phi] \right| \leq 2A \sin \left( \frac{\Delta \omega \cdot T_d}{2} \right) \approx A \Delta \omega \cdot T_d
$$

In the proposed system, the maximum frequency difference ($\Delta \omega$) is 12.6k rad/s (2kHz), i.e. a 100 ppm difference at a 20 MHz carrier frequency ($\omega$). When the sampling occurs at the zero-crossing point of the carrier signal and $T_d = 1\mu$s (one symbol period @ 1Mbps), the sampling error is -38dB smaller than the original signal. When the sampling occurs at any phase of the carrier, the average sampling error is 41.9dB smaller than the original signal. Therefore, the error due to frequency deviation is negligible and no phase tracking such as PLL is required.

Note that the frequency deviation of the crystal oscillators also causes a residual interference after interference cancellation. The analysis of frequency deviation for interference is similar to (4) except that $A$ is now the amplitude of the interference. Assuming the power signal is 9dB larger than the data signal, this scheme can tolerate a 0.5% frequency deviation of the power interference and still keep the remaining interference 20dB smaller than the data signal.

III. Circuit Implementation
Switched-Capacitor Units

The non-coherent DPSK demodulation scheme is translated to circuit design mainly using switched-capacitor techniques. The analog demodulation includes functions such as sampling and subtraction of two compared samples; these two functions are performed in the switched-capacitor units. Fig. 4 shows the basic operation of the switched-capacitor units, which represent part of the switched-capacitor array depicted in Fig. 5(a). All the circuits for data demodulation are designed with fully differential topology for charge injection cancellation and power supply rejection. In Fig. 4 (a), the schematic on the left side is identical to the one on the right side except that the switch control signals used are different. Each switched-capacitor unit consists of two branches that produce two inputs for the differential integrator. The circled part in the figure is defined as one of the branches. In Fig. 4, for example, branch I and I’ belong to the same switched-capacitor unit.

The dotted and continuous lines in each branch denotes the paths of switches used for the sampling operation and the subtraction, and they are turned “on” during the pulses Ph-1(i) and Ph-2(i) respectively. Ph-1(i) and Ph-2(i) are the two phases of a non-overlapping clock (see Fig. 4 (b)). During Ph-1(i), one signal (V1) is simultaneously sampled on four branches (dotted paths in branch I, I’, II, and II’). Two are used for comparing the current samples with corresponding ones from an earlier symbol, and the other two are used for comparing with a later symbol. During Ph-2(i), switches on the continuous line in branch II, II’, III and III’ are turned on, where branch III and III’ store the counterpart samples from an earlier symbol (V0). When the continuous path in branch II is conducting, the capacitance of this branch deposits a charge of $-V1 \cdot C$ to node M+; when the continuous path in branch III is conducting, the capacitance of
this branch deposits a charge of $V_0 \cdot C$ to node $M+$. At the end of Ph-2(i), Node $M+$ has charge $C(V_0 - V_1)$, and its voltage is $(V_0 - V_1)/2$ as the charge is redistributed between two sampling capacitors. The same rule applies to branch II’ and III”, where node $M-$ has charge $-C(V_0 - V_1)$ and voltage $-(V_0 - V_1)/2$ by alternating the continuous paths as that in branch II and branch III.

**Data Recovery**

The schematic of the data recovery circuit is depicted in Fig. 5 (a). In the switched-capacitor array, each shadowed bar denotes a switched-capacitor branch. After the two samples are subtracted during Ph-2(i), the sign of $(V_0 - V_1)/2$ is detected using a latch comparator. To integrate the absolution value of $(V_0 - V_1)$, this “sign” signal controls the cross-coupled switches in front of an integrator. The integrator is implemented as a folded cascade amplifier with capacitive feedback. During Ph-1(i+1), $|V_0 - V_I|$ is integrated, and a new sample is stored on other branches simultaneously. Then the above operations (comparison & integration) repeat for the next sample in the symbol. At the end of one symbol period, the differential output of the integrator is the sum of the absolute sample differences between the current symbol and an earlier symbol, and the integrator is reset at every symbol edge. Before each reset, the integrator output is compared to a reference voltage using another differential comparator, which has a common topology as described in [14]. Then a register latches this comparator output and generates the binary data.

The simulation results of the integrator output is shown in Fig. 5 (b), where the integrator outputs corresponds to data “1 0 1 0”. The recovered power supply has a periodic fluctuation at 1 MHz and peak-to-peak variation of 1.5mV. To test the circuit behavior under the power supply
fluctuation, both 1 MHz and 3 MHz signal are added to Vdd with amplitudes of 20 mV and 8 mV respectively. The 3 MHz frequency component represents the 1 MHz harmonics in the power supply. Note that a slightly deviated frequency is used (1.001MHz) to include the frequency deviation between external and internal oscillators. Fig. 5 (b) shows that even when the Vdd ripple in the simulation is much higher than the measured ripple, the integrator output is not affected, proving the robustness of the design.

Array Management

The switched-capacitor array consists of 20 switched-capacitor units, and each unit participates in three operations—sampling, comparison (subtraction), and integration. Since these three operations happen in three different phases, they require one and a half sampling periods to complete, where each sampling period has two non-overlapping phases (Ph-1) and (Ph-2) (see Fig. 4 (b)). These two phases are derived from the 16MHz sampling clock using a common topology described in [15]. Fig. 6 shows the timing arrangement of the switched-capacitor array operation. Each rectangle in the middle of the figure represents one unit in the array, and its number indicates the sequence of the unit. The arrows on the top half of the figure denote the sampling operation, and each sampling happens at a different time in the unit it is pointing at. The arrows at the bottom half of the figure denote the operation of comparison and integration. The time of the sampling, comparing, and integrating is indicated on the left side of these arrows.

During Ph-1(i+1), for example, unit 20 and unit 2 are sampling. Unit 20 stores the sample for comparing it with a later sample. Unit 2 stores the sample for comparing it with an earlier sample (in unit 4) during Ph-2(i+1), and the same unit performs integration during Ph-1(i+2). During Ph-1(i+3), unit 2 samples a new signal, and it stores this sample for one or two symbol periods
before comparing it with its counterpart of a later symbol. This array arrangement ensures that any two compared samples are stored on adjacent sampling capacitors, so the capacitor mismatch can be minimized.

When the data rate is 1 Mbps and the sampling frequency is 16 MHz, there are 16 samples of the previous symbol stored in the switched-capacitor array. Since there are two sample periods delay for analog demodulation, it requires two additional units to buffer two extra samples of the current symbol during this delay. Furthermore, there are always two units in the array performing comparison and integration. Therefore, 20 units in total are required for the switched-capacitor array. When the data rate is 2 Mbps, the array stores 16 samples of the two previous symbols and each symbol has 8 samples. The rest of the units operate in the same manner as that of 1Mbps, so it also has an array of 20 units.

**Symbol Edge Detector**

The simplified circuit of the symbol edge detector is shown in Fig. 7 (a), and Fig. 7 (b) shows the timing control of the circuit. $V_x$ and $V_y$ are the integrator outputs for two continuous symbol periods (see Fig.3). During phase $sa_1$ ($sb_1$), the sampling capacitors store the value of $V_x$ ($V_y$). Phase $sa_1_d$ ($sb_1_d$) in Fig. 7 (a) is the delayed version of $sa_1$ ($sb_1$), for canceling the switch charge injection. When the comparator is enabled (see Fig. 7 (b)), it detects the sign of $(V_x - V_y)$. The sign signals are stored in two following registers, and an XOR gate detects the sign change of $(V_x - V_y)$. If a sign change is not found, the integrator reset shifts by one sampling period (62.5 ns), and then the circuit repeats the previous steps. If a sign change is found, a pulse signal is generated from the XOR gate output. This pulse signal resets a DFF array, which down-converts the 16 MHz sampling frequency to the data clock frequency and set the clock phase. Note that
the average value of $V_x$ and $V_y$ is half of the maximum integrated value (see Fig. 3). So the
$(V_x+V_y)/2$ can serve as the threshold reference voltage for the bit slicer, and this voltage is
obtained by closing switch “$S_{avg}$” in Fig. 7(a).

IV. System Prototype and Experimental Results

The demodulator is fabricated in 0.35 µm CMOS process to verify the concept of demodulation.
Fig. 8 shows the die photo, in which the demodulator occupies a core area of 1.7mm x 2.6 mm
and consumes 6.2 mW of power. Fig. 9 (a) shows the testing result when the input of the
demodulator is generated from an arbitrary waveform generator (AWG). From top to bottom, the
waveforms are the input of the demodulator, the differential outputs of the integrator, and the
demodulated binary data. The data rate is at 2 Mbps in this setup, and the DPSK signal is coded
as the phase difference between symbols separated by two symbol periods. The low frequency
envelope at the demodulator input signal indicates the 1 MHz interference from the power
telemetry, which is 9 dB larger than the DPSK modulated signal. The maximum interference
level was limited by the maximum output range of the AWG device used in this test setup. The
same chip can also demodulate signals with different carrier frequencies as shown in Table I.
These frequencies satisfy the relationship between the sampling frequency and the carrier
frequency as defined in (1). The fabricated demodulator is tested to recover carrier frequencies
up to 68 MHz.

To test the BER, the AWG is programmed to add pseudo random noise to the demodulator input.
When the SNR is 23 dB, the output NRZ data is recorded for more than $10^7$ bits with no error
found. So the BER is lower than $10^{-7}$; however, due to the limited recording length of our logic
analyzer, the exact BER is not obtained. For applications such as retinal prostheses, the receiver
uses a simple parity check. If an error is found, the data packet is simply discarded because additional error correction will require more power and stimulation delay. When the targeted BER is $10^{-7}$ for the stimulation application, the implant loses 1 out of 10,000 packets when each data packet is 1000 bit in length. The packet loss may lead to the loss of one frame of stimulation. But considering the stimulation frame rate is usually higher than 30 Hz, the loss is tolerable as it is similar to the effect of eye blinking.

A prototype system is built to test the demodulator chip in a real situation, which includes both the data telemetry and power telemetry (see Fig.9 (b)). The DPSK modulated signal is generated using a Class-E amplifier, and is transferred through inductive coupling at 1 Mbps. The power telemetry also provides the 1 MHz data clock to the demodulator in this setup. Both the power and data coils are placed coaxially, and the transmitter and receiver coils are separated by 1~1.5 cm. The coil inductance for the data transmitter and receiver are 1 µH and 0.5 µH respectively. The power telemetry delivers 100 mW to the power receiver, and the signal amplitude of the demodulator input ranges from 400 mVpp ~ 500 mVpp. The data receiver consists of a passive 1st order filter (discrete), a buffer (discrete), and the data demodulator chip. Fig. 9 (c) shows the experimental results of this prototype system, in which the input of the demodulator is the signal after the buffer in the receiver. The interference from the power telemetry is observed to be 12 dB higher than the data signal at the input of the demodulator, and this interference is cancelled without additional filters. The distortion of 1 MHz interference is caused by harmonics in the power amplifier and power rectification in the power receiver because both power transmitter and receiver coils are coupled to the data receiver coil. But since the distortion is periodic, it is also cancelled with differential demodulation mechanism as proved by the experimental results.
V. Conclusion

This paper reports a non-coherent DPSK demodulation scheme with interference cancellation for dual-band transcutaneous telemetries. There are several features of the design listed as follows. First of all, it uses subsampling to avoid carrier synchronization, such as PLLs. It cancels the interference from the power telemetry by differential demodulation, and thus avoids additional filters. In addition, it demodulates in the analog domain to avoid ADC. The design is also compatible to work with different carrier frequencies, which makes it suitable for different telemetry applications. The chip is fabricated in 0.35 µm CMOS process with an active area of 2.6 mm x 1.7 mm, and a power consumption of 6.2 mW. This demodulator is tested in a prototype system, which includes inductively-coupled data telemetry and power telemetry. The experimental results show that when the interference is up to 12 dB larger than the signal, the demodulator can still recover the data without additional filters.

VI. Appendix

The analysis of SNR for the proposed scheme is derived from (5) to (9). The SNR of each sample and the accumulated SNR after the accumulator are $SNR_{sample}$ given in (5) and $SNR_{integrated}$ given in (6) respectively. The average signal level of each sample is $V_s$. $\sigma^2$ is the variance of each sample due to the presence of noise, $m$ is the number of samples in one symbol period, and $D$ is the sum of absolute amplitude differences. The amplitudes of the current sample and the sample’s counterpart from an earlier symbol are $c_i$ and $d_i$ respectively. The subscript $i$ indicates the sequence number of a sample in one symbol.
\[
SNR_{\text{sample}} = \frac{P_{\text{sig}}}{P_{\text{noise}}} \propto \frac{V_s^2}{\sigma^2}
\]  
(5)

\[
SNR_{\text{integrated}} = \frac{P_{\text{sig}}}{P_{\text{noise}}} \propto \frac{(mV_s)^2}{\text{var}(D)}
\]  
(6)

\[
D = \sum_{i=1}^{m} |c_i - d_i|
\]  
(7)

When the noise of \(c_i\) and \(d_i\) are independent, the variance of \(D\) is given in (8). By replacing \(\text{var}(D)\) in (6) with (8), the relationship between the \(SNR_{\text{sample}}\) and \(SNR_{\text{integrated}}\) can be derived as in (9).

\[
\text{var}(D) = \text{var}\left(\sum_{i=1}^{m} |c_i - d_i|\right) = \sum_{i=1}^{m} \text{var}(|c_i - d_i|) = 2m\sigma^2
\]  
(8)

\[
\frac{SNR_{\text{integrated}}}{SNR_{\text{sample}}} = \frac{m}{2}
\]  
(9)
Reference


[8] IEEE standard for safety levels with respect to human exposure to radio frequency electromagnetic fields, 3 kHz to 300 GHz. April 1999.


List of Figures

Figure 1 System diagram of a dual-band approach.
Figure 2 The proposed data demodulator in the data receiver.
Figure 3 (a) Output of the accumulator when resetting at different clock phases. (b) The process of data clock synchronization. Top waveform is the differential integrator (the accumulator) outputs during the preamble sequence, and the bottom waveform is the integrator reset signal.
Figure 4 The operation of switched-capacitor units (a) Schematic (b) Timing diagram.
Figure 5 (a) Schematic of the data recovery circuits. (b) Integrator output with power supply fluctuation. From top to bottom, the waveforms are: power supply with ripple at 1.001MHz (20mV) and 3.003MHz (8mV), integrator output with VDD ripple at 1.001MHz (5mV) and 3.003MHz (3mV), integrator output with VDD ripple at 1.001MHz (20mV) and 3.003MHz (8mV).
Figure 6 Operation of the switched-capacitor array
Figure 7 Implementation of the symbol edge detector (a) Simplified circuit of the symbol edge detection (b) Timing diagram.
Figure 8 Die Photo
Figure 9 Chip and prototype testing. (a) Chip testing. An arbitrary waveform generator provides the input to the demodulator. From top to bottom the waveforms are: the input of the demodulator, the differential outputs of the integrator, and the recovered NRZ data. (b) Diagram of the prototype system. (c) Prototype testing. The input of the demodulator is generated from the prototype telemetry system. From top to bottom the waveforms are: the input of the demodulator, the differential outputs of the integrator, and the recovered NRZ data.

List of Tables

Table I Chip Summary
Figure 1 System diagram of a dual-band approach.
Figure 2 The proposed data demodulator in the data receiver.
Figure 3  (a) Output of the accumulator when resetting at different clock phases. (b) The process of data clock synchronization. Top waveform is the differential integrator (the accumulator) outputs during the preamble sequence, and the bottom waveform is the integrator reset signal.
Figure 4  The operation of switched-capacitor units (a) Schematic (b) Timing diagram.

* note that $T_b$ (symbol period) = $1 \mu s$, $T_s$ (sample period) = $62.5$ ns
Figure 5  (a) Schematic of the data recovery circuits. (b) Integrator output with power supply fluctuation. From top to bottom, the waveforms are: power supply with ripple at 1.001MHz (20mV) and 3.003MHz (8mV), integrator output with VDD ripple at 1.001MHz (5mV) and 3.003MHz (3mV), integrator output with VDD ripple at 1.001MHz (20mV) and 3.003MHz (8mV).
Figure 6  Operation of the switched-capacitor array
Figure 7  Implementation of the symbol edge detector (a) Simplified circuit of the symbol edge detection (b) Timing diagram.
Figure 8 Die Photo
Figure 9  Chip and prototype testing. (a) Chip testing. An arbitrary waveform generator provides the input to the demodulator. From top to bottom the waveforms are: the input of the demodulator, the differential outputs of the integrator, and the recovered NRZ data. (b) Diagram of the prototype system. (c) Prototype testing. The input of the demodulator is generated from the prototype telemetry system. From top to bottom the waveforms are: the input of the demodulator, the differential outputs of the integrator, and the recovered NRZ data.
Table I  Chip Summary

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Process</td>
<td>0.35μm CMOS</td>
</tr>
<tr>
<td>Signal to Interference Ratio</td>
<td>– 12 dB</td>
</tr>
<tr>
<td>Demodulator Input Amplitude</td>
<td>400–500 mV&lt;sub&gt;pp&lt;/sub&gt;</td>
</tr>
<tr>
<td>Carrier Frequency</td>
<td>20, 28, 36, 44, 52, 60, 68 MHz</td>
</tr>
<tr>
<td>Data Rate</td>
<td>1 or 2 Mbps</td>
</tr>
<tr>
<td>Sampling Frequency</td>
<td>16 MHz</td>
</tr>
<tr>
<td>Active Chip Area</td>
<td>2.6 x 1.7 mm&lt;sup&gt;2&lt;/sup&gt;</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>6.2 mW</td>
</tr>
</tbody>
</table>